CS443: Compiler Construction

Lecture 21: Risc-V ISA

Stefan Muller

Based on material by Yan Garcia and Rujia Wang

1

You are here



An ISA is the set of instructions a computer can execute

- The job of a CPU
 - Fetch an instruction from memory
 - Decode
 - Execute
 - Write results to memory
 - Repeat (basically) forever



There are many different ISAs with rich histories



There are many different ISAs with rich histories



RISC (Reduced Instruction Set Computer) idea: simpler, faster hardware

- Earlier philosophy ("CISC"): Want to do something new? Add an instruction!
- RISC: Cocke, Hennessy, Patterson (1980s)

RISC-V: A simple RISC Architecture, good for teaching



- Originally developed in 2010 at UC Berkeley for teaching
- Open-source

Assembly Language: Human-readable machine code

- Assembly language is tied to ISA
- (Roughly) 1-to-1 correspondence with ISA instructions
 - (Some assembly languages offer convenient mnemonics that expand to multiple instructions)

An instruction is an opcode and operands (registers)



operands

dest

opcode

- Operands can only be registers and sometimes constants ("immediates")
- Registers: Limited number of single-word storage locations in hardware

Registers in RISC-V

• (Also some floating point registers we won't talk about)

Register	ABI Name
x0	zero
x1	ra
x2	sp
x3	gp
x4	tp
x5-7	t0-2
x8	s0/fp
x 9	s1
x10-11	a0-1
x12-17	a2-7
x18-27	s2-11
x28-31	t3-t6

Before we dive into RISC-V: A quick recap on data representation

- Bit (<u>b</u>inary dig<u>it</u>): 0 or 1
- "Nibble": 4 bits (1 hex digit 0x0-0xF)
- Byte: 8 bits
 - 2 hex digits: 0x00-0xFF
- Word: "Natural" size of data operated on by a computer
 - 32-bit ISA: 32 bits (4 bytes)
 - Width of registers

Integers in binary/hex

1		0		1		0				
x 2 ³	+	x 2 ²	+	x 2 ¹	+	x 2 ⁰				
	2		2			10				
	10	C	а		1	.010				
	10	6	10		10	000				
	32	2	20		100	000				
	"M	ost signifi	cant"		"Least significant"					

Review: Endianness

- Store data one byte at a time
 - Order of bits in a byte doesn't change!
- So do we store the most significant byte at the lowest memory address (the way we'd write it left-to-right) or the highest?
 - Lowest: "Big-endian" (e.g., IBM System/360)
 - Highest: "Little-endian" (e.g., x86, RISC-V)

Little-endian

• Oxdeadbeef

ef	be	ad	de

Two's complement signed integers

- A 1 in MSB (Most significant bit) subtracts 2³¹ (instead of adding it)
- 100000.... = -2^{31}
- 011111.... = 2³¹-1 (highest positive # representable)
- 111111.... = -1
- Can just add two's complement #s without casing on sign!

Two's complement means two ways to extend integers to the left

1010101

- If signed int: want to sign-extend (extend with MSB)
 - LLVM: sext
 - 101 as 3-bit int = -3 = 11101 as 5-bit int
- If unsigned: want to zero-extend (extend with 0s)

Assembly operands, registers are untyped

 Value is whatever we interpret it as – (signed/unsigned) int/char/bool, etc.

x1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
x3	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

add x3, x2, x1

Overflow:

char: Yes. unsigned int: No. signed int: Yes.

Still want types? Never fear







TALx86: A Realistic Typed Assembly Language*

Greg Morrisett Karl Crary[†] Neal Glew Dan Grossman Richard Samuels Frederick Smith David Walker Stephanie Weirich Steve Zdancewic Cornell University









Registers are inside the processor



Q: Why not make a bigger processor with more registers?

RISC-V Instructions are 32 bits

• 6 types of instructions:

31	30 25	5 24 2	21	20	19	15	5.14	12	11	8	7	6 ()
fu	inct7		rs2		rs1		funct	3		rd		opcode	R-type
	$\operatorname{imm}[1$	1:0]			rs1		funct	3		rd		opcode	I-type
imn	n[11:5]		rs2		rs1		funct	3	i	mm[4	4:0]	opcode	S-type
$\operatorname{imm}[12]$	$\operatorname{imm}[10:5]$		rs2		rs1		funct	3	$\operatorname{imm}[4]$	l:1]	$\operatorname{imm}[11]$	opcode	B-type
		imm	[31:12]	2]						\mathbf{rd}		opcode	U-type
$\operatorname{imm}[20]$	$\operatorname{imm}[1$	0:1]	im	m[11]	im	m[1]	9:12]			\mathbf{rd}		opcode	J-type

R-type instruction: Destination, two register operands

Risc-V	LLVM	С
add x1, x2, x3	%x1 = add i32 %x2 %x3	x1 = x2 + x3
sub x3, x4, x5	%x3 = sub i32 %x4 %x5	x3 = x4 - x5

```
Also: xor, or, and, mul, div
divu (div unsigned)
sll (shift left logical)
srl (shift right logical) – fill left with 0s
sra (shift right arithmetic) – fill left with sign bit
slt (set rd to 1 iff rs1 < rs2)
```

x0 is always 0, writes are ignored

- Why would you want to read from x0?
 - mv rd, rs = add rd rs x0
- Why would you want to write to x0?
 - nop = add x0 x0 x0
 - (There are other ways to write a no-op instruction, but this is the conventional one)

I-type instructions: Destination, register, immediate

Risc-V	LLVM	С
addi x1, x2, <i>n</i>	%x1 = add i32 %x2 <i>n</i>	x1 = x2 + n
sub x3, x4, <i>n</i>	%x3 = sub i32 %x4 <i>n</i>	x3 = x4 - n

```
Also: xori, ori, andi, (NO muli, divi)
slti
slli (shift left logical)
srli (shift right logical) – fill left with Os
srai (shift right arithmetic) – fill left with sign bit
```

Example

%x = mul i32 %y 2

- add x1, x2, x2
- •slli x1, x2, 2
- addi x1, x0, 2 mul x1, x2, x1

Remember: You only get 12 bits for immediate (not very big)

- In RISC-V immediates are "sign extended"
 - So the upper bits are the same as the largest bit
 - Remember sign extended 2's complement..
- So for a 12b immediate...
 - Bits 31:12 get the same value as Bit 11

3	1 30	$25\ 24$	21	20	19	$15\ 14$	$12\ 11$	8	7	6	0	
	funct7		rs2		rs1	fun	ct3	\mathbf{rd}		opcod	le	R-type
	im	m[11:0]			rs1	fun	ct3	\mathbf{rd}		opcoc	le	I-type

If you need big immediates, need 2 insts

Risc-V C lui x1, n x1 = n << 12 (x1 = n * 4096) %x = add i32 %y, 5000 x1 <- x x2 <- y 4096 = 1 0011 1000 1000

lui x1, 1
addi x1, x1, 904
add x1, x1, x2

Control flow in LLVM: similar to LLVM, but less structured

Assembly:

After assembling/linkning:

loopforever: add x0, x0, x0 j loopforever



j isn't actually an instruction

- It's a "pseudoinstruction" that gets expanded into other instructions by the assembler (like mv, nop)
- We'll see more about this next week

B-type instructions (Conditional branches): 2 registers and a label/offset

Risc-V LLVM

beq x1, x2, addr

%x3 = icmp eq i32 %x1 %x2 br i1 %x3, label *addr*, ??? С

if (x1 == x2) goto *addr*

Also: bne, blt, bge, (bltu, bgeu) NO ble, bgt

Example

%x1 = icmp lt i32 %x2, %x3
br i1 %x1, label ltrue, label lfalse

blt x2, x3, ltrue
j lfalse

Unlike LLVM, control "falls through" to next instruction

slt x1, x2, x3
bne x1, x0, ltrue
j lfalse

Example

%x1 = icmp le i32 %x2, %x3
br i1 %x1, label ltrue, label lfalse

```
bge x3, x2, ltrue
j lfalse
```

Announcements

- Project 5 Deadline Extended to Monday (11/14)
- OH tomorrow, 2-3, NOT today
 - May be on Zoom, I'll let you know in the morning
- Schedule for rest of semester:
 - Mon, 11/14: Project 5 Due, Project 6 Out
 - 11/17, 11/22: Memory Management
 - Thur, 11/24: Thanksgiving, no class
 - 11/29, 12/1: TBA Lectures suggest topics!
 - Fri, 12/2: Project 6 Due
 - Tue 12/6, 10:30am, SB <u>113</u> Final exam

Example

Assuming assignments below, compile *if* block

$$\begin{array}{ll} f \rightarrow \text{x10} & g \rightarrow \text{x11} & h \rightarrow \text{x12} \\ i \rightarrow \text{x13} & j \rightarrow \text{x14} \end{array}$$

Unconditional jump instructions: jal, jalr

- jal rd, imm
 - Jump to label (or by offset)
 - Set rd = PC + 4 (next instruction after jal)
- jalr rd, rs, imm
 - Jump to address in rs + imm
 - Set rd = PC + 4 (next instruction after jal)
- j imm = jal x0, imm

Loading from and storing to memory



Memory is addressed in bytes

- (But access memory a word at a time, so in practice, will only access memory at multiples of 4 bytes)
- Generally: data >= 1 word must be *aligned* to addresses that are multiples of 4

Iw loads from memory to register

lw rd, imm(rs)

Load word at rs + imm into rd

Iw loads from memory to register

C code int A[100]; g = h + A[3];

Using Load Word (1w) in RISC-V:

- lw x10,12(x13) # Reg x10 gets A[3]
- add x11,x12,x10 # g = h + A[3]
- Assume: x13-base register (pointer to A[0]) Note: 12-offset in <u>bytes</u>
- Offset must be a constant known at *assembly time*

Register, register,

immediate: lw is an

I-type instruction

sw transfers from register to memory

C RISC-V int A[100] lw x1A[10] = h + A[3] add x sw x1

lw x10, 12(x13)
add x10, x12, x10
sw x10, 40(x13)

Note:

- x13 base register (pointer)
- 12, 40 offsets in bytes
- x13 + 12 and x13 + 40 must be multiples of 4 to maintain alignment

Example

addi x11,x0,0xfeed addi x12,x0,0xbeef addi x6,x5,4 sw x11,0(x5) sw x12,4(x5) lw x12,0(x6)

• What's the value in x12?

Answer: Oxbeef

Example

addi x11,x0,0xfeed addi x12,x0,0xbeef addi x6,x5,1 sw x11,0(x5) sw x12,4(x5) lw x12,0(x6)

• What's the value in x12?

Answer: Undefined

Memory layout in RISC-V



A stack frame is where we store spilled locals, plus anything **alloca'**d

