


I/O

- ULTIMATELY, INTERACTION W/ I/O DEVICES INVOLVES READING & WRITING REGS.

(NOWADAYS MEM TOO)

- 2 MECHANISMS FOR TRANSFER

- SPECIAL I/O INSTRS.



- "MEMORY MAPPED I/O" → (MMIO) : JUST USE REGULAR

LOADS / STORES, BUT FROM/TO SPECIAL

ADDRESSES

[WHY?]

- 1) PIN LIMITATIONS
- 2) OPCODE BLOAT
- 3) FLEXIBILITY

- THESE ADDRS DO NOT GO OFF TO

DRAM CHIPS, BUT TO DEVICE REGS

- ON LC-3, $x0000 \rightarrow xF000 = \text{MEM}$


$xFE00 \rightarrow xFFFF = \text{MMIO ADDRS}$

↳ 512 DEV REGS AT MOST!

- ~~but~~ IN REALITY THINGS ARE MUCH MORE FLEXIBLE.
PCI ALLOWS US TO ADD/REMOVE MMIO DEVICES AND CHANGE WHERE THEY LIVE

!86
has
both!

- ON LINUX, WE CAN LOOK AT `/proc/iomem`
- THERE'S A PIECE OF SOFTWARE (BIOS) THAT DETECTS ALL DEVICES, AND ASSIGNS ADDRESSES TO THEM. ALMOST ALL SYSTEMS USE PCI BUS FOR THIS (PCIe THESE DAYS)





- WITH L3 WE CAN'T PLUG IN NEW DEVICES.
- MUST SYNCHRONIZE WITH I/O DEVS SOMEHOW
 [HANDSHAKES / READY / STATUS BITS]
 (SYNCH. vs. ASYNCH. DISCUSSION) → JUST MORE REGISTERS ON DEVICE
- POLLING vs. INTERRUPT-DRIVEN I/O

LC-3 KEY BOARD

- 2 REGS : - KBDIR (DATA)
- KBSR (STATUS)

THIS IS PRETTY COMMON FOR SIMPLE I/O DEVS.



- KB HW PUTS ASCII CODE IN KBDIR WHEN USER TYPES KEY, SETS READY BIT IN KBSR TO 1
- CPU READS KBSR, IF DATA AVAIL., CAN GET CODE FROM KBDIR.
- READING ^{KBDIR} AUTOMATICALLY (LEARNS KBSR[15])

KBSR IS @ xFEO0

KBDIR IS @ xFEO2