CPU issues virtual address.

Virtual address is translated into physical by means of TLB.

Physical address is used to access cache. If hit, that’s it.

When cache miss, then access main memory, and that’s it.

If TLB misses, than access page table in main memory.

If hit, than first access cache…

When table fault occurs, then go to disk, and that’s it.